DOCUMENT RESUME

ED 125 558 .

IR 003, 642

Gardner, Edward M.; McKnight, Lyle R. AUTHOR Development of a Plasma Panel Hard Copy Unit. Final TITLE Report for Period February 1975-November 1975. Air Force Human Resources Lab., Brooks AFB, Texas. INSTITUTION AFHRL-TR-75-81 REPORT NO . Dec 75 PUB DATE 21p. NOTE MF-\$0.83 HC-\$1.67 Plus Postage. EDRS PRICE

Computer Assisted Instruction; Computers; *Display DESCRIPTORS Systems; *Engineering Technology; *Input Output Devices; Instructional Materials; Simulation

Hard Copy Output Devices; PDP II; Plasma Panels IDENTIFIERS

ABSTRACT

This report describes an investigation of a technique for producing paper copies of instructional computer terminal displays. Such a device appears to be a useful adjunct for the development of computer-assisted instructional programs by authors. A digital device was simulated with a minicomputer; the techniques used to construct this device are described inthis technical report. Examples of the hard copy produced and a description of the computer program used in the simulation are included in this report. (Author)

Documents acquired by ERIC include many informal unpublished materials not available from other sources. ERIC makes every effort * to obtain the best copy available. Nevertheless, items of marginal reproducibility are often encountered and this affects the quality of the microfiche and hardcopy reproductions ERIC makes available via the ERIC Document Reproduction Service (EDRS). EDRS is not responsible for the quality of the original document. Reproductions supplied by EDRS are the best that can be made from the original. ******************** AIR FORCE

KESOURCE

DEVELOPMENT OF A PLASMA PANEL HARD COPY UNIT

By

Edward M. Gardner
Lyle R. McKnight

TECHNICAL TRAINING DIVISION Lowry Air Force Base, Colorado 80230

December 1975

Final Report for Period February 1975 — November 1975

Approved for public release; distribution unlimited.

U S DEPARTMENT OF HEALTH, EDUCATION & WELFARE NATIONAL INSTITUTE OF EDUCATION

THIS DOCUMENT HAS BEEN REPRODUCED EXACTLY AS RECEIVED FROM THE PERSON OR ORGANIZATION ORIGINATING IT POINTS OF VIEW OR OPINIONS STATED DO NOT NECESSARILY REPRESENT OFFICIAL NATIONAL INSTITUTE OF EDUCATION POSITION OR POLICY

LABORATORY

2

AIR FORCE SYSTEMS COMMAND
BROOKS AIR FORCE BASE, TEXAS 78235

NOTICE

When US Government drawings, specifications, or other data are used for any purpose other than a definitely related Government procurement operation, the Government thereby incurs no responsibility nor any obligation whatsoever, and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise, as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This final report was submitted by Technical Training Division, Air Force Human Resources Laboratory, Lowry Air Force Base, Colorado 80230, under project 1121, with Hq Air Force Human Resources Laboratory (AFSC), Brooks Air Force Base, Texas 78235.

This report has been reviewed and cleared for open publication and/or public release by the appropriate Office of Information (OI) in accordance with AFR 190-17 and DoDD 5230.9. There is no objection to unlimited distribution of this report to the public at large, or by DDC to the National Technical Information Service (NTIS).

This technical report has been reviewed and is approved.

MARTY R. ROCKWAY, Technical Director Technical Training Division

Approved for publication.

HAROLD E. FISCHER, Colonel, USAF Commander



Problem

The plasma display interactive computer terminal used in the Air Force Advanced Instructional System computer network provided no facility for the production of printed copy of display images. This prevented the programmer/author from capturing information created during program development for analysis and debugging. Proposed hard copy units under commercial development appeared to be too costly and unreliable for volume use within the training environment. The purpose of this work unit was to investigate an alternative approach to the hard copy problem and to obtain an in-house unit for use if the approach proved successful.

Approach

The desired approach was to develop a special random access digital memory using the same dot addressing scheme as the plasma display panel. The memory would function as a digital dot map of the 512 by 512 array of dots presented visually by the plasma panel. The contents of this memory could thus be printed on demand on a dot line printer. Since the construction of this memory would be rather time consuming, it was decided that the memory would be simulated on an available PDP-11 minicomputer A simple interface from the plasma display connector to the PDP-11 was built to allow the PDP-11 to monitor write and erase requests to the plasma panel. A program to enable the PDP-11 to print the contents of the simulated memory on a Versatec dot printer resides in the minicomputer while the hard copy process is active.

Results

The digital approach to making hard copy worked as anticipated and is feasible for use in volume in the training environment. The dot printer used in this device appears to be highly reliable and produces high quality, high contrast copies. The production of actual hardware for the dot memory would be possible with in-house resources if no acceptable commercial alternative becomes available.

Condusions

The development of the in-house capability to make hard copy has proven quite beneficial for software development and represents a feasible alternative for future hard copy devices for use in the authoring environment.

TABLE OF CONTENTS

	Introduction	Page 5
_		·
IL.	Theory of Operation	.5
	Plasma Panel	5 6
II.	Detailed Discussion	6
	Terminal Control of the Plasma Panel The Multiplexor Board Control Board—B1 Input Board—B3 The PDP-11 Monitoring Software Initialization Monitoring Loop Printout Loop	6 7 7 13 13 13 13
īV.	Conclusions	16
	LIST OF ILLUSTRATIONS	
	1	
Figure	·	Page
Figure 1	'	Page
Figure 1	1/0 Bus circuitry block diagram Pictorial addressing map	9
1	1/0 Bus circuitry block diagram	9
1 2	1/0 Bus circuitry block diagram Pictorial addressing map	9
1 2 3	1/0 Bus circuitry block diagram Pictorial addressing map Multiplexor interface	9
1 2 3 4	1/0 Bus circuitry block diagram Pictorial addressing map Multiplexor interface Typical B2 multiplexor circuit	8 9 10 11 12
1 2 3 4 .5	1/0 Bus circuitry block diagram Pictorial addressing map Multiplexor interface Typical B2 multiplexor circuit Multiplexor board—B2—winng diagram	8 9 10 11 12
1 2 3 4 5 6	1/0 Bus circuitry block diagram Pictorial addressing map Multiplexor interface Typical B2 multiplexor circuit Multiplexor board—B2—winng diagram Hardcopy device control board—B1	8 9 10 11 12
1 2 3 4 5 6	1/0 Bus circuitry block diagram Pictorial addressing map Multiplexor interface Typical B2 multiplexor circuit Multiplexor board—B2—winng diagram Hardcopy device control board—B1 Wiring interconnection diagram LIST OF TABLES	8 9 10 11 12 14 15 Page



DEVELOPMENT OF A PLASMA PANEL HARD COPY UNIT

L INTRODUCTION

The Air Force Human Resources Laboratory, Technical Training Division (AFHRLTT), Lowry Air Force Base, Colorado, is responsible for the development of the Advanced Instructional System (AIS). The AIS includes a large computer system to prescribe instructional resources and present on-line instruction at interactive graphic computer terminals. The terminal used in this system is built around a plasma discharge screen which displays computer generated graphics and characters in an array of 512 by 512 dots. This array appears to the user as glowing orange dots on a black background, in an approximately 8.5 by 8.5 inch square. Each dot can be individually set or reset and will remember its state until further altered. In addition the entire screen may be erased in a single operation.

Although there are many advantages to developing software at such a terminal, a significant disadvantage is that graphic images, and often interactively built up character groupings, cannot be printed on a system line printer for program debugging and analysis. This causes problems during instructional materials authoring since the results of a debugging session disappear as a program is run, leaving the author nothing to work with but notes and memories.

This work unit was established to obtain an in-house capability to produce hard copy, and to investigate an all digital approach to the construction of such a unit. Several constraining factors were the limited manpower to support hardware development, and a strong desire to obtain the hard copy capability as soon as possible. Consequently, the approach undertaken minimized hardware design and reduced effort to approximately four man-weeks. The resulting device has been in use for many months and has proven the feasibility of the technique and the reliability of a digital rather than optical approach to this problem

IL THEORY OF OPERATION

Plasma Panel

The plasma panel can be considered to be a square array of illuminable dots each of which remembers whether it is illuminated. Each dot is directly addressible by specification of 1 of 512 possible rows, and of 1 of 512 columns located within this row. Unlike in typical digital memories, bits (dots) are not grouped together in words but are rather handled as single dots at all times. The electrical interface to the panel designates both row and column addresses to the panel as 9 bit binary numbers using 18 parallel, active high, standard TTL logic signals. A request to change a particular dot always consists of these 18 levels and either of two possible strobe signals. The strobe signals are also active high standard TTL logic levels.

The physical design of the plasma display is based on two flat plates of glass held precisely apart forming a chamber which is filled with gas. Just below the interior surface of each plate is a grid of electrical conductors, horizontally placed in the front sheet and vertically placed in the rear sheet. These conductors are electrically insulated from the gas mixture by a very thin glass coating. The entire front grid of conductors is made to change polarity with respect to the back grid at a rate of 50 Kilohertz with a potential of about 170 volts. The result of this alternating field is that if a charge is placed at the intersection of any two grids on one surface of the glass it will jump back and forth between the glass surfaces ionizing the neon gas at the intersection and causing a characteristic neon orange glow. By careful control of the resistivity of the insulating glass each discharge is effectively isolated from other discharges even though they are less than 1/60th of an inch apart. The rate at which the grid potentials must be reversed is critically related to the gas mixture, pressure, and other variables and is also a determinant of the rate at which dots in the display may be written.

Because a dot may only be changed at a certain point in the refresh cycle, the refresh rate of 50 kHz produces an allowable write frequency of 1/50000 of a second, or 20 microseconds/bit. This cycle is fully synchronous independent of any writing requests, so requests from the plasma terminal hardware to write on the panel must be synchronized to the panel refresh cycle. This is ensured by a TTL "busy" signal generated by the plasma panel. This signal goes "not ready" when a write or bulk erase signal is issued to the panel, and returns to the ready state when the panel is synchronously ready to accept further data. The effect of this characteristic on a hard copy unit is that the hard copy unit must be capable of recording data

sent to the panel in the time taken by the panel refresh cycle. No delay may be added by the hard copy circuitry without disturbing the synchronous cycle of the panel.

Hard Copy Unit

The hard copy unit to be described in this report is a simulation of a hardware device which has not been built. The simulation exhibits most of the behavior of the actual device, and produces the same hard copy. The simulation consists of a PDP-11 minicomputer replacing a hardware digital memory, a Versatec 200 dot plotter, and a simple interface box connecting a plasma panel to the PDP-11. The simulation can do everything a hardware unit could do except rapid full screen erase. In order to understand how the simulation works, it is first necessary to understand how a hardware version would operate.

A hardware version of this device would be built as a 512 by 512 by 1 bit digital memory. The two mine bit addresses (used to address the plasma panel) would select a particular bit in the digital memory. This bit would be either set or reset corresponding to whether the associated bit in the panel was illuminated or dark. Special circuity would be included to allow all chips in the memory to be erased simultaneously to ensure a rapid erasure of memory contents analogous to the bulk erasure capability of the plasma panel. This memory would also be addressible by a built in multiproprocessor which would allow the contents to be moved to any of several possible types of dot printers, and to allow for special effects such as continued (from screen to screen) plots or inverted (white on black) images. Such a device is certainly well within current technology, and the cost of building it drops with each improvement in random access memory technology. With current costs it should be achievable with less than \$1,000.00 in components.

The simulated hard copy unit works analogously to the actual hardware hard copy unit. The primary difference is that rather than building a hardware memory array, a 16,384 word portion of the address space of a PDP-11 minicomputer is used to store dot array images. The microprocessor is replaced by the minicomputer processor which can of course address the built in 16,384 words of core memory. Storage into the memory is performed under program control through input/output ports. The program which controls mapping into the dot memory resides in additional storage space and is normally loaded into core from disk unless it is already resident when copying is to begin.

A typical copying session begins with the loading of the hard copy program into the PDP-11. The copy program clears the 16,384 word memory, simulating a full screen erase of the plasma display, and begins a tight monitoring loop watching write requests issued to the plasma display by the computer terminal which houses the display. When the minicomputer detects a write request, it copies the plasma screen address into one of its registers and uses this address as an index into the 16,384 word dot array. It moves the contents of the selected word to an output port where the selected bit is altered by a hardware multiplexor, external to the PDP-11, using the write and erase request lines to set or reset the selected bit. The patched word is then moved through an input port back into the dot array, and the monitoring loop is fepeated.

This monitoring loop continues until stopped by the person operating the copier. The operator halts the minicomputer and starts it again at the address of a program which prints the contents of the internal memory on the Versatec dot printer. At this time, the operator may press a continue switch for additional copies of the same image, or may restart the process by clearing the PDP-11 dot memory. A single copy takes about 15 seconds considering operator steps, and additional copies take about 10 seconds each.

III DETAILED DISCUSSION

Terminal Control of the Plasma Panel

The plasma terminal issues all requests to the plasma display panel through 21 active high TTL data signals. Eighteen of these signals are levels used as two nine bit addresses for row and column as explained above. Two strobe signals of ~ 2 microseconds duration are sent at the same time as the address signals. Only one of these signals is ever active for a given request, one signaling a request to illuminate the addressed dot, and the other signaling a request to erase the addressed dot. An additional signal is available requesting a bulk erasure but this is not implemented since the PDP-11 could not perform this operation at



the execution speed of the plasma panel, and would thus lose data issued immediately after the bulk erase request. An illustration of I/O logic for the modified system is included in Figure-1.

The dot array of the panel is mapped as an array of rows in the PDP-11 memory. Each horizontal line on the panel is treated as a group of 32 PDP-11 words. The lower four bits of the panel X axis address is used by a hardware multiplexor board to select a particular bit in a display row. The other five bits of X address are used as the five least significant bits of address within the 16,384 word PDP-11 array. The nine bits of the Y axis panel address are used as the most significant bits of the array address. Thus, 14 lines must be interfaced to the PDP-11, and used as an internal address into the dot matrix. The remaining four bits never enter the computer but do control the multiplexor. This mapping is depicted in Figure 2.

The terminal begins synchronous operation with the plasma panel by strobing either the write or erase strobes of the plasma panel. The panel waits until an appropriate point in the refresh cycle and then responds to this initial request. The terminal is constructed so that it will have created the next request while the initial request is processed by the panel. The panel signals completion of the original request by its ready line, and since an additional request is waiting, will process that request immediately. If the additional request were not ready at this time, the panel would not be able to accept it until the 20 microsecond refresh cycle had been performed. Since the panel might have to draw as many as 512 dots (one full length screen vector) within 16.6 milliseconds (due to basic data receipt rates not discussed here), each cycle must be used. This can be easily seen since 512 x 20 microseconds = 10.240 milliseconds and, could not be doubled since 512 x 40 = 20.480 milliseconds is longer than the real time available to produce the required vector. Thus, the ability of a hard copy device to work in harmony with this system depends upon a rapid bit copy cycle always shorter than 20 microseconds.

The Multiplexor Board

A critical part of the hard copy unit is a simple multiplexing device. This device is used to replace actual bits in a selected word of dot memory with set or reset bits depending upon the request issued to the plasma panel. This bit masking and insert process is typically done by software in a device such as this, but could not be done this way due to the time which would be required to perform this process in software.

The design of this board is that of a 16 element array of 2 to 1 multiplexors. At any time, fifteen of these multiplexors will be selecting as their output fifteen data lines coming from a PDP-11 output port. The remaining multiplexor will be relaying the value of a flip-flop in the controller board which will be set if a panel write request is being processed and reset if a panel erase is being processed. The multiplexor relaying set-reset data is chosen by a 4 to 16 line decoder chip (IC18) also located on the multiplexor board. The four lines used to control the multiplexor are simply the least significant bits of the column address.

The physical layout of this board is such that it plugs into both an output and input port of the PDP-11 minicomputer and efficiently receives a full 16-bit word from the dot array, and returns the modified result into the adjacent port, thus eliminating connectors and cables for this data. This physical relationship may be seen in Figure 3.

Each of the individual 2 to 1 multiplexors was built from a single SN7400 quad NAND gate and is composed of IC1..IC16 on the B2 multiplexor board. A typical circuit for each multiplexor is included in Figure 4. IC17 is simply a buffer for the Write/Erase (W/E) line which amplifies the signal to drive the 16 multiplexors. A wiring diagram of the B2 multiplexor board is presented in Figure 5.

Control Board-B1

The control board for the hard copier interfaces the terminal/plasma panel signals to the multiplexor and PDP-11. The WRITE and ERASE signals from the panel are gated together such that either signal triggers a 1-shot multivibrator (IC21) which in turn triggers another 1-shot which creates the microsecond READY-A signal which is being software monitored by the PDP-11. The first 1-shot also latches the the write/erase signal into a flip-flop (IC22) on this board. The latched signal constitutes the W/E signal which is used to set or reset a bit in the dot array when the multiplexor board is activated by software.

Timing on this board is not critical, however the duration of the READY-A signal must be long enough to be seen by the software monitoring loop, but short enough so that it has vanished by the time







Figure 1. 1/0 Bus circuitry block, diagram.




ADDRESSING FORMAT

FIRST NINE BITS DETERMINE ONE
OF 512 ROWS.
NEXT FIVE BITS DETERMINE ONE
OF 32 WORDS/ROW.
LAST FOUR BITS SELECTS ONE OF
16 BITS/WORD THAT WILL EITHER
BE TURNED ON OR OFF BY W/E.


Figure 2. Pictorial addressing map.

pa - MHTIPH V**o**r Loyko




DR IIA INTERFACE BOARD

Figure 3 Multiplexor interface.



DRIIA INPUT AND
OUTPUT ARE HARD
WIRED ON BOARD B2

. Figure 4. Typical B2 multiplexor circuit.



eure 5. Multiplexor board-B2 Whine disgram.

13

1.3

that the requested patching has finished, or a false request will be generated. R2 has been set for ~ 2 microseconds for the first 1-shot and ~ 10 microseconds for the second. The RC network attached to the flip-flop generates a clear signal for this flop when power is first applied to the circuit. A schematic of this board is shown in Figure 6 and the interconnection diagram is included in Figure 7.

Input Board-B3

The fourteen most significant address lines from the plasma panel address are used to select one of 16,384 words from the PDP-11 memory. These lines and the READY A line from the control board B2 are routed to input board B3. This board plugs into a PDP-11 input port and is read into the monitoring loop as a single word of data. The READY A line is fed into the sign bit position of the PDP-11 port. When the active low READY A line goes low (i.e., logical zero) it is detected as a sign change in the monitoring loop. The fourteen address lines are fed into bits 1...14 in the PDP-11, and thus appear as a normal PDP-11 word address when the sign bit drops to zero. Bit 0 is always held at zero, which is necessary since it constitutes a half-word (byte) address when it is non-zero. Thus the word address to be changed and the change request flag (READY A) enter the PDP-11 at the same time and with only one instruction execution. Such speed ploys are absolutely essential for the monitoring loop to work correctly.

The PDP-11 Monitoring Software

The program which operates the hard copy simulation resides in PDP-11 address space just above the 16,384 word dot array. This program consists of three major sections, initialization, monitoring loop, and printout loop. The program is written in PDP-11 assembly language and can be loaded into memory using standard PDP-11 Disk Operating System software. Once the program is loaded and starts, it destroys the operating system to use the low address PDP-11 memory to contain its dot array, since interrupt vectors for the PDP-11 normally lie within this low address core.

Initialization

The program initializes by turning off the real time clock (since it will soon destroy the clock vector anyway) and performing a loop which clears the lowest 16,384 words of memory. It then establishes the addresses of all of the ports to be used in hardware registers so that fast register addressing may be used within the monitoring loop. Because the time required to clear the low core in the PDP-11 exceeds 16 milliseconds (the time within which the plasma panel can be expected to have erased) and because the monitoring loop allows no time to check a bulk screen erasure flag anyway, the full screen erase cycle of the panel cannot be performed under terminal control. Thus the user returns to initialization by setting the address of the program into the switch register of the PDP-11 when he wishes to erase the dot memory of the minicomputer. Initialization leads immediately into monitoring without further operator action

Monitoring Loop

The monitoring loop is quite short and simple and must be so to perform adequately in real time. Once a write or erase request has been detected as described above, the address of the memory word to be altered lies in a hardware register. This address is used in a MOVE instruction to move the selected word to the input of the multiplexor board. The address is then used in another MOVE instruction to place the multiplexor modified word back into the dot array. The loop then continues by checking for the appearance of another request while processing was underway. The resulting instruction times are just under 20 microseconds as required by the plasma panel refresh cycle.

Printout Loop

The contents of the dot memory are moved to a Versatec 200 series printer by the remainder of the software. The only unique portion of this software is caused by the fact that the printer interface expects dot information to be delivered in eight-bit groups and inverted left to right from the order in which they are mapped by the multiplexing hardware. In the printout loop, the printer is initialized, a process which takes several seconds while the electrostatic toner fluid pump is started and stabilizes flow. While the printer is stabilizing, the entire dot map is inverted left to right in eight-bit groups. In this manner, no extra delay is caused by the mapping discrepancy. The 32,768 eight-bit groups comprising the screen image are then moved to the printer with appropriate groups of blanks on each side of each line of the image to create borders on the printed page.






Figure 6. Hardcopy device control board-BI.

...

ERIC*




Figure 7. Wiring interconnection diagram.

Since the Versatec printer prints lines of 560 dots, (560 - 512)/2 = 24 dots (three eight-bit bytes of zeroes) are added to the beginning and end of each line of 512 dots. This part of the loop needs only to move the data to the printer since it has already been inverted left to right. At this point, the printer is made to eject paper for inter image separation, and the program then waits for requests for additional copies of the same image by the operator. If they are requested, by a depression of the continue switch on the PDP-11 console, they are printed immediately from the already inverted image. Samples of the print produced by the hard copy device are included in Tables 1 and 2.

IV. CONCLUSIONS

The digital approach to a hard copy unit has been found to be both feasible and desirable. Image quality has been found to be much better and precise, and not subject to the variability of quality produced by the optical unit under consideration. The reliability of the Versatec printer has been outstanding, particularly considering that it has never been serviced or even cleaned in three years of operation prior to its use in the hard copy function.

The versatility obtained from the availability of a processor (in this case the PDP-11 processor) to handle the dot data suggests that a hardware version of this simulation should include at least a microprocessor to allow for interface to a number of different printers, and for easy inclusion of special functions such as black on white image inversion and continuous plotting of adjacent images, etc.

With the imminent availability of 16,384 bit random access memory integrated circuits, it should be possible to build a compact and mexpensive version of this simulated digital device if desired. For this reason, it is recommended that no optical copying devices be purchased for use in the Advanced Instructional System in conjunction with plasma screen terminals.

The implications for a cathode ray tube terminal refreshed from a 16 by 16,384 bit digital memory and also providing for connection to a hard copy printer are also quite obvious.

Table 1. Plasma Macro V06-03 31 Oct 75 12:36

3

11

12

13

14

15

17 18

19

SS

51

55

23

24

25

56

27

,28

29

33

31

32 33

34 35

37

38

39 40

41:

44 45

46

53

51

52

54

56

57 1

-55

.53

```
TITHIS IS A DRIVER PROGRAM FOR THE PLASMA PANEL HARD COPY UNIT
     . THE PURPOSE OF THIS GRIVER IS TO MOVE A PARTICULAR BIT HEING
      IMRITTEN OR ERASED BY A PLASMA TERMINAL INTO A 16900 WORD
      PREPRESENTATION OF OF THE VISIBLE DISPLAY
      ITHE DISPLAY IS HAPPED INTO THE LOWEST 164 OF THE POP-11
      IAT THE TIME THAT THE DRIVER IS RUNNING MONITOR CANNOT BE
      FACTIVE. FALL INTERPRIPTS MUST BE FINISHED BEFORE THE DRIVER
      IIS ACTIVATED. AND THE REAL TIME CLOCK MUST HAVE BEEN
      IDISABLED PRIOR TO THE CLEARING OF THE LOWER 16K OF MEMORY.
      ITHE GENERAL PHILOSOPHY OF THIS PROGRAM IS TO
          1. BECOME LOADED INTO ONE OF-THE HIGHER MEMORY BANKS
          2. TURN OFF THE REAL TIME CLOCK
         3. CLEAR THE LOVER 15% MOROS OF MEMORY TO ZERO
         4. GO INTO A TIGHT LOOP AND MATCH A FLAG BIT IN THE INPUTS
             CSR UNTIL IT COMES HIGH INDICATING A REQUEST TO THE PANEL
          5. AT THIS TIME THE FOLLOWING SUB STEPS OCCUR:
             A) THE HORD ADDRESS ON THE PLASMA SCREEN IS USED AS AN
               INDEX INTO THE 16K MAP TO GET THE PROPER 16 BIT GROUP
               CORRESPONDING TO THIS PARTICULAR FRAGMENT OF A LINE
               SEGMENT OF 16. DOTS (SEE MAP BELOW)
             BITHE REHALVING 4 SITS OF ADDRESS ARE BEING FED INTO
               THE SPECIAL HULTIPLEXOR BOARD TO SELECT WHICH OF THESE
               15 BITS VILL BE CHUSEN TO FOLLOW THE PLASMA READ/WRITE
               REGUEST LIVE
             CITHE ADJRESS INDEX (14 BITS) IS MOVED INTO RE
             TECH STURTED OF CBYCK SI (SER) SAP (A
             Elio BIT HORD FROM IMPUTE AMICH NOW, CONTAINS THE READ/WRIT
               BIT BEING WRITTEN ON THE PANEL IN THE PROPER POSITION
               IS HOVED BACK INTO THE PANEL MEMORY MAP
             FITTE FLAG BIT IS IMMEDIATLY RETESTED TO SEE IF A SYNCROND
             REREQUEST HAS BEEN MADE WHILE RE HERE BUSY
G) IF SD. HE DO DIRECTLY BACK INTO THE LOUP TO ADD IT,
               THERMISE OF RETURN TO THE MOVITORING LOOP
       ITHERE IS NO ESCAPE FROM THIS LOOP, IT MUST BE EXITED BY HALTING
       THE POPHIE AND TOOGLING IN A REQUESTITO PRINT THE SCREEN
       FOUTPUT ON THE VERSATEC.
      WHEN SUCH A TOOGLING IS DONE, THE CONTENTS OF THE MAP ARE PRINT SON THE PRIVTER ACCORDING TO THE MAP RELOW, AND THE PROGRAM WAIT
       FOR A REDUEST FOR MURE COPIES OR FOR A REDUEST FOR A MEMORY
      WICLEAR, AND HORE HOUSTORING.
       YOOS HUST BE RELIATED RAFEN, FINISHED. AS IT HAS BEEN COMPLETELY
       IDESTROYED BY THIS TIME
                                      9-301-74
               É. M. GARDNER"
       .TITLE PLASMA
187018 .PSECT PLASMA
                              LUCATION OF LIME FREQUENCY CLOCK
177546 HTC=177546
                              ISENU DATA OUT TO THIS PLACE FOR PATCHING
167/52 MPX714=15/752
                              PRECEIVE PATCHED DATA IN AT THIS PLACE
167754 MPX 45J=167754
                              :RECEIVE 14 BIT AUDR (BITS 1--14) FROM TERM
167/44 ADURINE157754
                              INDIC: SUILT FROM YOUNYS AND X4-+X8
```

Table 2. Plasma Macro V06-03 31 Oct 75 12:36

```
58
           167750 ADDRCS=157753
                                          FOR FOR THIS INTERFACE
 59
 63
           177534 YERSAI=177534
                                          INPUT BUFFER FROM VERSATEC INTERFACE
           177532 YERSA0*177532
 61
                                          SOUTPUT BUFFER TO VERSATED INTERPACE
           177530 YERSAC #177533
 62
                                            CSR FOR VERSATEC, BIT 15 ON=NOT READY
 63
 64
    33333 385837
                           CL A
                                   6#RTC
                                                    ITURN OFF THE LINE FRED CLUCK
           177546
 65 33334 335031
                           CLR
                                   15
                                                    POINT MAP INDX, REG TO ADOR 0
   33336 312732
                                   =1333332, RE
                                                    IPUT LOOP LIMIT IN RZ (164=LIMIT
          103338
 67 33012 305021 CLRYEN:
                          CLR
                                   (Ri)+
                                                    JCLR NEXT CELL OF MAP, BUMP CNTR
 68 33014 323132
                          CIP
                                   71,R2
                                                    HAVE HE CLEARED ALL 16K YET?
 69
    33316 321375
                          SVE
                                  رود ۱۳۶۳
                                                    FIF NOT GO BACK AND GET NEXT, ONE
 73
                                                    MAP IS ALL ZEHOES HEN WE FINIS
 71
                                                    CORRESPONDING TO BLACK PANEL.
 72
                                                    INOTE: MONITOR IS ALL GONE BYEBY
 73
 74
                                                    INOW SETUP FOR MONITORING PANEL
   33320 312730
 75
                           7);
                                   #133330,R3
                                                    MASK TO TEST FOR PANEL REQUEST
          103000
 76 73324 312731
                          750
                                   =AJURIN, RI
                                                    LINSERT LOC OF PANEL ADDRESS INP
          167764
77
                                                    PORT INTO 91
78 33330 305032
                          CLR
                                   72
                                                    192 USED AS TEMP IN THIS LOOP
79 33332 312735
                          797
                                   SF, VIFXEPE
                                                    183 POINTS TO INPUT TO MPXR
          167752
87 33036 312734
                                                    184 POINTS TO OUTPUT OF MPXR
                          ήĴγ
                                   5≒≒X₹3U, ₹4
          167754
   33842 712735 .
                                                   195 POINTS TO CSR USED TO HOLD
                                   343590S, 95
          167750
82 23746 205027
                          CL3
                                   $.400RCS
                                                    ICLEAR OUT AUDROS
        . 167753
93
                                                    THE PANEL REQUEST LINE
84
85
                                                    INDW WE BEGIN THE VERY TIGHT LOO
                                                    ITHIS LOOP TUST CYCLE IN LESS
87
                                                    ITHAN 20 HICHOSECS TO FOLLOW THE
88
                                                    IPANEL: THE PANEL CANNOT BE
89
                                                    ISLOWED TO VAIT FOR PUP-11
93
91 30052 311132 MOVITA:
                         マンソ
                                  58.19c
                                                   SH OTHE YUR + POGE BYOME
92 33254 123776
                          ire
                                  FIICE
                                                   FIF FLAG DY, WAIT
                         پ در در
93 30056 311213 mORE:
                                 - #R3,#R3
                                                   MOVE ARRAY WORD INTO MPXR
94 33369 811412
                          ٧Ĉ۲
                                  #R4,#92
                                                   IMOVE MPXR DUTPUT INTO ARRAY
95 03362 311132
                          ٦Ū٧
                                  $4:,45
                                                   IBEGIN FOR REPEAT LOOP
95 33354 123374
                          3PL
                                  ႢჽネႲ
                                                   JAND DO HORE IF NEEDED
97 33366 711132
                          ٦Ĵ٧
                                  1981,92
98 33378. 133372
                          SPL
                                  10RE
   30072 303157
99
                          j۶۶
                                  FIIrCr
                                                   FREPEAT LOOP AT START
         177/54
130
                 ITHIS IS THE PRINTOUT LOOP USED TO DUMP CONTENTS OF HEMORY ON TH
131
135
                 IVERSATES PRINTER
135
134 3875 112734
                          ٦Ĵ٧
                                  ,=150h3a, <#
                                                            INDVE 15K_ IN AUDR FORM I
         1 13836 .
```

ERIC

Table 2 (Continued)

```
DECREMENT TO NEXT WORD
   135 3132 162734 LOOP16: $U5 -
             363632
                                                                FVALID DATA TO CARRY
                             ROLB
                                      1(74)
   135 3136 136154
             303031
   137 3112 312735
                                                                SET UP & REPEAT LOOP_
                                      #8.,R5
                             ٧Ci
             303618
                                                                        IWE ARE INVERTIN
   135 J116 135014 LOUPS:
                             2228
                                      #R's
                                                                JIF THE UPPER AND LOWER
   139 3128 196164
                                      1(74)
                             RULB
             A33431
                                                                1140EX INNER LOOP
                             SEC
                                      75
   113 3124 325335
   111 9126 363373
112 3133 393514
                                      LPGP8
                                                                FINISH INNER LOOP
                             BGT
                                                                JOYTES ARE SWAPPED AND I
                             SAAB
                                      (R4)
                                                                JUTER LOOP CHECK
   113 3132 305734
                             TSŤ
                                      R4
                                                                FINISH OUTER LOOP
   r14 3134 331362
                                      L03P15
                             BYE
C 115
                    THAVE NOW FINISHED REARRANGING ENTIRE MATRIX OF BYTES
   115
   117
                                                                CLEAR PRINTER BUFFER
   113 3136 312737
                             VCF.
                                      #175330, ##VERSAD
             175033
             177532
       1144 312737
                                                                CLRS BIT JUST SET >
                                      #177230, ##VERSA3
                             437
             177634
             177332
                                                                SHAIT LOOP FOR PRNTRERDY
   121 31BS 235737 AAITA:
                                      ##JERSAC
                             T5T
             177530
                                                                INAIT TIL ROY
   121 3356
            102775
                             IPE
                                      aAITa *
                                                                : I-SSUE FORM FEED TO EMEC
                                      #157030, ##VERSAD
   122 1160 012737
                             437
             167330
             177532.
                                                                CLR BIT JUST SET
                                      #177000, ##VERSAD
   123 3156 812/3/
                             VOF
            177630
             177332
                                                       181 CONTAINS #BYTES TO PRINT AND
   124 3174 312731 PRI iT:
                                      *130030,R1
             1233330
                                                       IIS THE TOP OF PAGE BUFFER ALSO
   123
                                                       POSITION RE TO HEAD OF NXT LINE
   125 3239 162731 LINE:
                             SJB
                                      364. . 11
             322134
   127
                                                       IWAIT LOOP FOR PRINTER
   128 3234 A25737 HAIT11
                             TST .
                                      ###ERSAC
             177530
                                                       IBRANCH BACK TIL NOT RDY GOES LO
                             64I
                                      #AIT1
   129 3217 183775
                                                       MOVE "BLANK" FOR LEFT MARGIN
                                      #0,0##ERSAD
   133 0212 112/37
                             HOVB, -
             323430
             177532
                                                       INEED THREE OF THESE FOR EACH SI
  131 322 335131 mAIT2:
                             TST *
                                      ##YERSAC
             177530
                                      STIAn
                                                       I SECOND ONE
   132 3224 103/75
                             BYI '
                             BVCH
                                      =0,9#VERSAU
                                                       #40VE IT +
   13313226 112737
             312630
             177532
   134 3234 325737 #4173:
                                    : ##VERSAC
             177530
                             146
                                                       ITHIRD ONE
   135 3242 103775
                                      #AIT3
                                      #0, ##VERSAO
                                                       I HOVE IT
                             43VB
   135 3242 112/3/
             303030
             177532
```

Table 2 (Continued)

					υ	
		919192		YOV	.91,92	IRI CONTAINS LINE START ADDR
139	3525	362732		CCA	\$64.,72	ABUILO LIME END ADOR IN RS
143 141	3256	313133		7 O V	71,83	183 NOW COPY OF LINE START ADDR
	32-0	205737 177530	MATTU:	TST	## VERSAC	; WAIT FOR PRINT RDY
143	3264	103775		à٩Ι	#AIT4	AS ABOVE
144	3266	112337	*	4078	(R3) ##VERSAD	HOVE BYTE TO VERSA, INOX R3 PTR
-		359395	•	CHP	73,82	FR3#R2 MEANS THIS LINE DONE
146	0274	201571	•	BYE	#AIT4	JIF" - THEN NOT DONE 64 BYTES YET
148	32,76	305737 177530	MAITS: '	T5T .	##VERSAC ,	FWAIT AGAIN
149	3332	103775		äal .	#AIT5	•
153	0334	112737	•	หองั ย	#3.9#VERSAO	START LINE ADVANCE (BIT 11)
	*	303030	•			
		177532		•		•
151	J312	112/37		BVCF	50. PRVERSAU	FREALLY JUST INSERTING RIGHT BOR
		393939				•
		177532				/
126	9250	112737		49vB	⇒3.94VERSAO	ABIT 11 IS REALLY A PULSE
	1	300000 177532			•	
153		11/336				ILINE AND HUST BE PUSHED LOW, HI
15+		,	•	_	•	ILINE AND HOST BE PUSHED LUN, HI
	3326	á23127		CHP .	71.#3	- HAVE WE FINISHED YET, OR MORE L
•	,	303030				The state of the s
155	3332	331431		5EQ	FluIsa	IRI#Ø MEANS FINISHED
(157 158	3334	707721		38	€I VE	OTHERWISE GO DO NEXT LINE -
	3336	305137	FINISH:	TST	## vERSAC	JWAIT FOR ROY
	•	177530			_	
161	3342	100775		541	FI-IIS-	•
161	3344	212737		VCF	=157030, ** VERSA	THOVE ANOTHER FORM FEED
		167000-			* · · · · · · · · · · · · · · · · · · ·	, , , , , ,
		177532	•			•
		000637		BR	HOVITA	
163	•	303031	,	· END ~	,	* ** ** ** **